METHOD, APPARATUS, AND COMPUTER PROGRAM PRODUCT FOR PACING CLOCKED OPERATIONS

BACKGROUND

Field of the Invention

This invention relates generally to clocked operations in electronic devices, and more particularly to managing timing of performance of these operations.

Related Art

Because it is expensive to set up fabrication of integrated circuit ("IC") chips, and because chips having huge numbers of transistors are complicated and subject to design glitches, it is common when designing a chip to extensively test an emulated version of the chip before fabrication. Furthermore, it is quite common for chips to interface with one another. In emulation and testing, the emulated version of a chip under development may be interfaced with and tested together with another, actual IC chip.

In order for IC chips to properly work together, the chips often send or receive an external clock for synchronizing and for generating an internal clock. The internal clock typically uses a phase locked loop ("PLL") to run at a higher speed than the external clock, such as twice ("2x") the external clock frequency, for example. For emulation and testing, the maximum clock speed at which the emulated chip is capable of operating is very slow in comparison with the operating frequency of the actual chip. Consequently, the external clock, which serves as a reference to both the emulated and actual chips, must run so slowly that the internal clocks for the chips cannot be generated from the external clock, due to limitations in conventional clock generation circuitry.

Emulation system constraints, therefore, commonly demand that external and internal clocks operate at the same speed, referred to as a "1:1 mode" or "PLL bypass mode." This, however, leads to complications. For example, frequently a chip is supposed to generate a response to some event within a certain number of external clock cycles. However, as described above, when not in 1:1 mode a certain number of external clock cycles ordinarily corresponds to a larger number of internal clock cycles. When the chip is operating in 1:1 mode, the required response time may be inadequate as measured in terms of the now slower, internal clock. Therefore, a need exists for improvements in the capability of chips to operate responsive to a slowed down clock.

10

SUMMARY

In one aspect, according to a method form, a method for performing clocked operations in a device includes performing, in a device, first and second operations responsive to a clock having a primary frequency f. The device is capable of performing the operations within X and Y cycles of the clock, respectively. X cycles of the clock correspond to a time interval T1 with the clock operating at the frequency f, and, accordingly, the device is capable of performing X/Y instances of the second operation within time interval T1 with the clock operating at the

reduce performance time for the first operation. An affect of the at least one extra cycle is

masked with respect to the second operation, so that instances of the second operation during the

interval T1 remain no greater in number than X/Y.

frequency f. During the time interval T1 at least one extra cycle of the clock is generated to

Other forms and aspects, as well as advantages and objects of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings.

10

BRIEF DESCRIPTION OF THE DRAWINGS

- FIG. 1 illustrates timing of a first and second operation responsive to a clock, according to an embodiment of the present invention.
- FIG. 2 illustrates timing of a first and second operation responsive to the clock with an extra clock cycle inserted, according to an embodiment of the present invention.
 - FIG. 3 illustrates a central processing unit ("CPU"), according to an embodiment of the present invention.
 - FIG. 4 illustrates logic for masking one or more control signals and for generating at least one extra clock cycle, according to an embodiment of the present invention.
 - FIG. 5 illustrates operations for the logic circuitry of FIG 4, according to an embodiment of the present invention.
 - FIG. 6 illustrates a state machine, according to an embodiment of the present invention.
 - FIG. 7 illustrates circuitry for masking one or more control signals and for generating at least one extra clock cycle, according to another embodiment of the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

The claims at the end of this application set out novel features which applicants believe are characteristic of the invention. The invention, a preferred mode of use, further objectives and advantages, will best be understood by reference to the following detailed description of an illustrative embodiment read in conjunction with the accompanying drawings.

FIG. 1 illustrates timing of a first and second operation responsive to a clock, according to an embodiment of the present invention. In a device (not shown) first and second operations 110 and 120 respectively are performed responsive to a clock CPU_CLK of a certain frequency, as shown, which will be referred to herein as frequency f. (The CPU_CLK may also be referred to herein as a "timing clock" to distinguish it from other clock signals that are selectively used to provide the CPU_CLK.) As shown, the device is capable of performing the first operation 110 within 5 cycles of the clock, and the second operation within 1 cycle. Thus, during 5 cycles of the clock corresponding to a time interval T1 (with the clock operating at the frequency f) one instance of the first operation 100 is performed and 5 instances of the second operation 120 are performed, as shown.

FIG. 2 illustrates timing of a first and second operation responsive to the clock CPU_CLK with an extra clock cycle inserted, according to an embodiment of the present invention. Once again, in a device (not shown) first and second operations 110 and 120 respectively are performed responsive to the clock CPU_CLK, and once again the device is capable of performing the first operation 110 within 5 cycles of the clock, and the second operation within 1 cycle. As before, clock CPU_CLK has a certain primary frequency f, but in FIG. 2 at least one extra clock cycle 210 is generated during the time T1, so that performance time for the first operation 110 is reduced to time T1', as shown. In the particular example, the

orace the fill the fill of the

extra clock cycle 210 is added after the fourth rising edge of CPU_CLK (counting clock edge 0).

Prior to the extra clock cycle 210, the previous rising edges of the CPU_CLK, i.e., edges 0, 1, 2

and 3, occur at the primary frequency f. Likewise, after the extra clock cycle 210, the succeeding rising edges of the CPU_CLK, i.e., edges 5, 6 and so on, occur at the primary frequency f. The

extra clock cycle 210, however, is shortened, i.e., of a higher frequency. Moreover, inserting the extra clock cycle 210 correspondingly shortens the duration of the CPU_CLK cycle immediately preceding the extra cycle 210, i.e. the cycle beginning with rising edge 3, as shown.

Ordinarily, inserting the extra clock cycle 210 would influence performance of the second operation 120 as well. This may, however, be undesirable as will be further described in connection with other FIG's below. Therefore, according to the illustrated embodiment, an affect of the extra cycle 210 is masked with respect to the second operation 120, so that instances of the second operation 120 during the interval T1 remain no greater in number than without the extra cycle 210.

To generalize, the device for which operations are shown in FIG's 1 and 2 is capable of

performing the operations 110 and 120 within X and Y cycles of the clock, respectively. X

cycles of the CPU_CLK correspond to a time interval T1 with the clock operating at the

frequency f. Accordingly, the device is capable of performing X/Y instances of the second

operation within time interval T1 with the clock operating at the frequency f. By generating,

during the time interval T1, at least one extra cycle 210 of the CPU_CLK, performance time for

the first operation 110 is reduced to T1'. But an affect of the at least one extra cycle 210 is

masked with respect to the second operation, so that instances of the second operation 120 during

the interval T1 remain no greater in number than X/Y.

FIG. 3 illustrates a system, according to an embodiment of the present invention. The system 300 either generates or receives an external clock 305, as shown. The external clock 305 is received by clock circuitry 310, which generates other clock signals 315 from the clock 305, including clock signals (not explicitly shown in FIG. 3) at a higher frequency than the clock 305.

One or more of these clock signals 315 output by clock circuitry 310 are received by circuitry 320 for processing. Circuitry 320 generates a clock signal CPU_CLK which may selectively have extra clock cycles, such as extra cycle 210 shown in FIG. 2. System 300 also has a central processing unit ("CPU") 330, which receives the clock signals 315 from clock circuitry 310 and the special clock signal CPU_CLK from circuitry 320. At least some of the CPU operations performed by CPU 330 generate data 337 and control signals 339, as shown. Likewise, at least some of the CPU operations of circuitry 330 are performed responsive to data and control signals, including but not necessarily limited to those control signals explicitly shown in FIG. 4, 5 and 7. Responsive to the control signals 339 received from circuitry 330, circuitry 320 selectively generates the extra clock cycles in CPU_CLK and also generates control signals 325 that selectively mask the effect for circuitry 330 of the extra cycles.

FIG. 4 illustrates logic 400 for circuitry 320 of FIG. 3, for masking one or more control signals and for generating a clock signal with at least one extra clock cycle, according to an embodiment of the present invention. The logic 400 includes logic 410 for selectively generating the extra clock cycles, and logic 450 for selectively generating masked control signals.

The logic 410 receives clock signals 315 (FIG. 3), including 2X_CLK and 1X_CLK, as shown in FIG. 4. The logic 410 also receives control signals 339 (FIG. 3), including an extra-clock-cycle-initiating control signal TS-, as shown in FIG. 4. The control signal TS- is received by inverter 412, the output of which is received by the latch 414. The latch 414 output

selects which one of the clock signals is passed through by multiplexer 416 to be output as CPU_CLK.

The logic 450 likewise receives clock signals 315 (FIG. 3), including 2X_CLK and 1X_CLK, as shown. The logic 450 also receives control signals 339 (FIG. 3), including control signal TA- and AACK-, as shown. The 1X_CLK signal is received by inverter 452, the output of which is passed to OR gates 454 and 458. OR gates 454 and 458 also receive control signals AACK- and TA-, respectively. The outputs of OR gates 454 and 458 feed respective latches 456 and 460, which are clocked by the 2X_CLK. The output of latch 456 is thus a selectively masked version of control signal AACK-. Likewise, the output of latch 460 is thus a selectively masked version of control signal TA-.

FIG. 5 illustrates sequence and timing of operations for the circuitry 300 of FIG 3, according to an embodiment of the present invention. A TS- signal initiates an address cycle in CPU 330 (FIG. 3). Responsive to the TS- signal, as shown, the 2X_CLK is selected by multiplexer 416 (FIG. 4) to be output by circuitry 330 as the CPU_CLK to CPU 330, as shown.

- 15 More specifically, the SEL signal (FIG. 4) which causes the multiplexer 416 (FIG. 4) to select this output for CPU_CLK is asserted by the latch 414 (FIG. 4) responsive to the TS- signal during the cycle of the 1X_CLK immediately following the cycle during which the TS- signal is asserted. (It should be understood that the term " asserted " is a relative term, and that in the illustrated instance a low signal is logically considered to be an asserted signal.)
- An effect of the above is to insert an extra clock cycle and shorten the clock cycle immediately preceding, as shown for CPU_CLK. In turn, the effect of the extra clock cycle is to reduce performance time for a first operation, which in the illustrated instance is an address retry operation. The performance time for the address retry operation is indicated by the time from

20

assertion of the TS- signal to assertion of the ARTRY-, as shown. That is, the address retry operation requires four clock cycles. With the CPU_CLK operating at its primary frequency of the 1X_CLK, the address retry operation would have been performed within a time interval T, as shown, i.e., four cycles of the 1X_CLK. However, with the inserted clock cycle having a shorter period, and the shortening of the period of the cycle immediately preceding the extra clock cycle, the address retry operation is performed in processor 300 within a shorter time interval T', as shown, i.e., three cycles of the 1X_CLK.

Certain effects of the extra cycle may have to be masked, however. In the illustrated example of FIG. 5, a second operation occurs during the address cycle, which in the illustrated instance is a data transfer operation triggered by a data transfer control signal TA- occurring in conjunction with assertion of the CPU_CLK, as shown. The TA- signal may be referred to herein as an operating-initiating control signal. If this control signal is not altered, the extra cycle in CPU_CLK will result in this TA- control signal extending over the course of more than one rising of the CPU_CLK, which would cause an extra data transfer to occur. To avoid this, the inverter 452 output and the TA- signal are combined by the OR gate 458 (FIG. 4) to provide a shortened control signal M_TA-, as shown. The timing of this shortened control signal is controlled by latch 460 (FIG. 4) to align the shortened control signal M_TA- with the extra clock cycle, as control signal CPU_TA-, as shown, so that only one rising edge of CPU_CLK occurs during CPU_TA-.

Likewise, in the illustrated example of FIG. 5, a third operation occurs during the address cycle, which in the illustrated instance is an acknowledgment operation. The performance time for the acknowledgment operation is indicated by the time from assertion of the TS- signal to assertion of an acknowledgment control signal AACK-, as shown. If the control signal is not

altered, the extra cycle in CPU_CLK will result in the AACK- control signal extending over the course of more than one rising of the clock. To avoid this, the inverter 452 output and the AACK- signal are combined by the OR gate 454 (FIG. 4) to provide a shortened control signal M_AACK-, as shown. The timing of this shortened control signal is controlled by latch 456 (FIG. 4) to align the shortened control signal M_AACK- with the extra clock cycle, as control signal CPU_AACK-, as shown, so that only one rising edge of CPU_CLK occurs during CPU_AACK-.

As a consequence of the above, the CPU 330 may share the 1X_CLK with an external device, such as a bus, that requires that an operation, such as the illustrated address cycle, be

10 performed within three cycles of the shared 1X_CLK. From the perspective of the bus the CPU satisfies the three clock cycle constraint, but from the perspective of the CPU the operation is still performed in four cycles of the CPU_CLK. This arrangement is well suited to address the emulation and testing needs described earlier, according to which the external clock, e.g., the 1X_CLK, serves as a reference to both an actual chip, e.g., the CPU 330 (FIG. 3), and an

15 emulated chip. As previously described, in this application the CPU internal clocks cannot be generated at their normal high frequency from the external clock, due to the slow speed of the external clock during the emulation and testing. Therefore the external and internal clocks are made to temporarily operate, for the most part, at the same primary frequency. According to the present embodiment, however, extra clock cycles are selectively added to the CPU_CLK, and so on, so that the CPU can generate a response to some event within a required number of external clock cycles, while other effects of the extra cycles are selectively masked.

FIG. 7 illustrates another embodiment of logic for circuitry 320 of FIG. 3, for masking one or more control signals and for generating a clock signal with at least one extra clock cycle.

Logic 700 receives, as inputs, the TS- control signal illustrated in FIG. 5, a reset signal RESET-, and a clock signal 4X_CLK having a frequency four times that of the 1X_CLK illustrated in FIG. 5. Logic 700 generates, as outputs, the 1X_CLK, 2X_CLK and CPU_CLK signals illustrated in FIG. 5, as well as a masked control signal MASK. This MASK signal is used as an input to an OR gate to qualify a signal such as the acknowledgment signal AACK- and the

input to an OR gate to qualify a signal such as the acknowledgment signal AACK- and the address cycle signal TA-, as is done in gates 454 and 458 in the mask logic 450 of FIG. 4 Logic 700 includes a 2X_CLK generator 710 that receives the 4X_CLK signal and the reset signal RESET-, and responsive to these inputs generates a clock signal, PRE_2X_CLK, having a frequency one-half that of the 4X_CLK signal. Logic 700 also includes a state machine 600 clocked by the 4X_CLK that generates six binary clock states, CLK_STATE_1 through CLK_STATE_6, responsive to the TS- control signal, the reset signal RESET-, the

PRE_2X_CLK and the 4X_CLK. Details of state machine 600 are illustrated in FIG. 6, and will be described further below.

Clock states 1, 2, 5 and 6 are received by an OR gate 720 in logic 700. Clock states 1, 3, 15 5 and 6 are received by an OR gate 730 in logic 700. Clock states 2, 3 and 4 are received by an OR gate 740 in logic 700. OR gate 720 outputs PRE_1X_CLK. OR gate 730 outputs PRE_CPU_CLK. OR gate 740 outputs the MASK signal. PRE_2X_CLK, PRE_1X_CLK and PRE_CPU_CLK are received by output register 750, which is clocked by 4X_CLK and reset by RESET-. The output register 750 outputs the 1X_CLK, 2X_CLK and CPU_CLK signals

- 20 illustrated in FIG. 5. As a consequence of this arrangement, the logic 700 inserts extra clock cycles in the CPU_CLK responsive to the TS- signal, as shown in FIG. 4, and generates a MASK control signal. FIG. 6 illustrates an embodiment of a state machine 600 for the logic 700 of FIG.
 - 7. In an embodiment of circuitry for this logic, each state is implemented as a flip-flop, and

accordingly if the state machine 600 is "in" a particular state, say CLK_STATE_1, then the output for that state's flip-flop is asserted. Otherwise, the output for that flip-flop is deasserted.

As shown in FIG. 7, the state machine 600 is clocked by the 4X_CLK. Referring again now to FIG. 6, once the state machine 600 is in CLK_STATE_2, with each tick of the 4X_CLK it moves from CLK_STATE_2 to CLK_STATE_3, from CLK_STATE_3 to CLK_STATE_4, from CLK_STATE_4 to CLK_STATE_5, from CLK_STATE_5 to CLK_STATE_6, and from CLK_STATE_6 to CLK_STATE_0. The state machine 600 enters clock state 0 upon reset, or after CLK_STATE_6.

When the state machine 600 is in CLK_STATE_0 it stays there unless the 2X_CLK is deasserted, in which case the state machine goes to CLK_STATE_1. Unless the TS signal is deasserted, once the state machine is in CLK_STATE_1 it stays there unless the 2X_CLK is deasserted, in which case the state machine goes back to CLK_STATE_0. If in CLK_STATE_1 and the TS and 2X_CLK signals are asserted, the state machine goes to CLK_STATE_2.

Following is code for implementing the logic shown and described for FIG's 6 and 7 as a computer program, according to an embodiment of the invention.

```
*/
                          Computer Code for Masking and Generating Extra Clock Cycles
                              CLOCK FPGA
      5
         * *
                              GENERATES 2X_CLK, CPU_CLK, 1X_CLK
    10
         'DEFINE
                              CLKSTATE_0
                                             0
         'DEFINE
                              CLKSTATE_1
                                             1
         'DEFINE
                             CLKSTATE_2
                                             2
    15 'DEFINE
                             CLKSTATE_3
                                             3
         'DEFINE
                             CLKSTATE_4
                                             4
         'DEFINE
                              CLKSTATE_5
                                             5
'DEFINE
                              CLKSTATE_6
20
         MODULE CLOCK_FPGA
         II
                  CLOCK AND RESET INPUTS
    25
         SWITCH_IN
         RESET
20
         4X_CLK
Hall the Hall
         PCI_OSC
    30 PCI_RESET
         TS
         II
                  CLOCK AND RESET OUTPUTS
W.
    35 0_2X_CLK
         0_CPU_CLK
         0_1X_CLK
         RESET
         MASK
    40
         INPUT
                     SWITCH_IN
         INPUT
                     RESET
         INPUT
                     4X_CLK
         INPUT
                     PCI OSC
    45 INPUT
                     PCI_RESET
         INPUT
                     TS
         OUTPUT
                     0_CPU_CLK
         OUTPUT
                     0_1X_CLK
    50 OUTPUT
                     0_2X_CLK
         OUTPUT
                     MASK
         REG
                     [6:0]
                              CLK_STATE, NEXT_CLK_STATE;
    55
        REG
                              O_2X_CLK, O_1X_CLK, O_CPU_CLK;
         REG
                              1X_CLK, CPU_CLK, 2X_CLK;
         WIRE PRE_2X_CLK, PRE_CPU_CLK, PRE_1X_CLK;
    60 WIRE MASK;
```

aus9_2001_0814_rev3

13

```
WIRE CLK_STATE_0 = CLK_STATE['CLKSTATE_0];
    WIRE CLK_STATE_1 = CLK_STATE [ 'CLKSTATE_1];
    WIRE CLK_STATE_2 = CLK_STATE [ 'CLKSTATE_2 ];
    WIRE CLK_STATE_3 = CLK_STATE [ 'CLKSTATE_3];
   WIRE CLK_STATE_4 = CLK_STATE ['CLKSTATE_4];
    WIRE CLK_STATE_5 = CLK_STATE ['CLKSTATE_5];
    WIRE CLK_STATE_6 = CLK_STATE [ 'CLKSTATE_6];
    // VECTORS FOR 2X_CLK, 1X_CLK AND CPU_CLK
10
    ASSIGN PRE_2X_CLK = 2X_CLK;
    ASSIGN PRE_1X_CLK = CLK_STATE_1 CLK_STATE_2 CLK_STATE_5 CLK_STATE_6;
15 ASSIGN PRE_CPU_CLK = CLK_STATE_1 CLK_STATE_3 CLK_STATE_5 CLK_STATE_6;
    ASSIGN MASK = CLK_STATE_2 CLK_STATE_3 CLK_STATE_4; // MASKS 1 AND 1/2 CPU_CLK'S
    11
20
   // GENERATE 2X_CLK
    II
    ALWAYS @ ( P : EDGE 4X_CLK ]
25
              IF ~RESET)
                     2X_CLK <= #10 0;
              ELSE
                     2X_CLK <= #10 ~2X_CLK;
30 // GENERATE PROCESSOR CLOCK AND METEORITE CLOCK
     II
     ALWAYS @ (P: EDGE 4X_CLK]
35
               IF ~RESET)
                             CLK_STATE <= #2 6'B0;
                                   CLK_STATE <= #2 NEXT_CLKSTATE;
              ELSE
     // NEXT STATE GENERATOR
40 ALWAYS @ (CLK_STATE OR 2X_CLK OR TS)
     BEGIN
             NEXT_CLK_STATE = 7'B0;
             CASE (1'B1)
45
             CLK STATE ['CLKSTATE_0]:
                                                NEXT CLK_STATE['CLKSTATE_1] = 1;
                          IF (~2X_CLK)
                                                NEXT_CLK_STATE [ 'CLKSTATE_0 ] = 1;
                          ELSE
 50
             CLK_STATE [ 'CLKSTATE_1 ]:
                                                NEXT_CLK_STATE [ 'CLKSTATE_0 ] = 1;
                          IF (~2X_CLK)
                          ELSE
                                                NEXT_CLK_STATE [ 'CLKSTATE_2 ] = 1;
 55
                          IF (2X_CLK & ~TS)
                          ELSE
                                                NEXT_CLK_STATE [ 'CLKSTATE_1 ] = 1;
              CLK_STATE [ 'CLKSTATE_2]:
                                                NEXT_CLK_STATE [ 'CLKSTATE_3 ] = 1;
 60
```

```
CLK_STATE['CLKSTATE_3]:
                                                        NEXT_CLK_STATE [ 'CLKSTATE_4 ] = 1;
                 CLK_STATE['CLKSTATE_4]:
                                                        NEXT_CLK_STATE [ 'CLKSTATE_5 ] = 1;
      5
                 CLK_STATE['CLKSTATE_5]:
                                                        NEXT_CLK_STATE [ 'CLKSTATE_6 ] = 1;
                  CLK_STATE['CLKSTATE_6]:
                                                        NEXT_CLK_STATE [ 'CLKSTATE_0 ] = 1;
                                                     NEXT_CLK_STATE [ 'CLKSTATE_0 ] = 1;
    10
                  DEFAULT:
                  ENDCASE
         END
     15
         H
         H
                  REGISTER ALL OUTPUTS
         II
                  ALWAYS @ ( POSEDGE 4X_CLK )
20
                  BEGIN
                  IF (-RESET)
     25
                    BEGIN
                                         <= 0;
                    0_2X_CLK
                                          <= 0;
                    0_CPU_CLK
                                          <= 0;
                    0_1X_CLK
                    END
     30
                  ELSE
                    BEGIN
                                          <= PRE_2X_CLK;
                    0_2X_CLK
                                          <= PRE_CPU_CLK;
     35
                    0_CPU_CLK
                    0_1X_CLK
                                          <= PRE_1X_CLK;
                    END
                   END
     40
          ENDMODULE
```

15

The description of the present embodiment has been presented for purposes of illustration, but is not intended to be exhaustive or to limit the invention to the form disclosed. Many additional aspects, modifications and variations are also contemplated and are intended to be encompassed within the scope of the following claims. For example, it is important to note 5 that while the present invention has been described primarily in the context of a hardware implementation, those of ordinary skill in the art will appreciate that at least certain aspects of the circuitry 320 (FIG. 3) may be implemented as a data processing system. Furthermore, processes of the present invention, such as set out in the computer code above, are capable of being distributed in the form of a computer readable medium of instructions in a variety of forms. The present invention applies equally regardless of the particular type of signal bearing media actually used to carry out the distribution. Examples of computer readable media include RAM, flash memory, recordable-type media, such a floppy disk, a hard disk drive, a ROM, and CD-ROM, and transmission-type media such as digital and analog communications links, e.g., the Internet.

Although an occasion that has been described herein for a slowed down clock concerns emulation and testing, it should be understood that there are other occasions for slowing down a clock. For example, a processor clock may be slowed to reduce power consumption. Furthermore, although the invention has been described as addressing issues that arise from a slowed down clock, it should also be understood that the invention has other applications that 20 may address other issues. For example, even with a device clock operating at a normal speed, performance time for one process may occasionally need to be reduced by inserting one or more higher frequency clock cycles, but without influencing the performance of another process. The invention has applications in these and other circumstances as well.

Although a system 300 (FIG. 3) including a CPU 330 has been illustrated herein, it should be understood that the system is applicable for other devices besides, or in addition to a CPU, such as application specific integrated circuitry, for example. To reiterate, the description of the present embodiment has been presented for purposes of illustration, but is not intended to

5 be exhaustive or to limit the invention to the form disclosed. Many additional aspects, modifications and variations are also contemplated and are intended to be encompassed within the scope of the following claims.